6 lines
125 B
Verilog
6 lines
125 B
Verilog
module controller(input clk, d, output reg q);
|
|
always @(posedge clk) begin
|
|
if (d) q <= 1'b1; else q <= 1'b0;
|
|
end
|
|
endmodule
|